Posted last month
FPGA Verification Engineer at Anduril Industries in Costa Mesa, CA, responsible for verifying AMD FPGA/SoC designs using UVM methodology, requiring 2+ years of experience and a U.S. Secret clearance.